AN 8-BIT PIPELINE ADC SCALED DOWN FROM 180NM TO 90NM AT 250MHz NYQUIST FREQUENCY TO OBTAIN 6B ENOB AND 40.4DB SNDR

AESHA S. ZALA
Research Intern, Dept. of VLSI & ESD, GTU-CDAC, Pune, India

Abstract-- In this paper, an 8-bit Pipeline ADC, with 1V supply at 250MHz Nyquist frequency has been proposed. The ADC architecture uses 1.5bit stages as sub-ADCs for power reduction. This work targets 6b ENOB at both low and high input frequencies (ranging from 1-7MHz). SNDR is obtained 36.5dB and 40.4dB for 1MHz and 7MHz input frequencies respectively. The design has been implemented in 90nm CMOS technology. The comparative power consumption for 180nm and 90nm has also been shown.

Index Terms-- Analog-to-Digital Converter (ADC), Interleaved Sample and Hold Circuit (ISHC), Multiplying Digital to Analog Converter (MDAC), high speed, low power.

I. INTRODUCTION

In today’s date in industries, data acquisition, industrial measurement and communication are the most vogue applications. This can be smoothly accomplished using mixed signal integrated circuits. Mixed signal IC consists of analog and digital circuits on the same semiconductor die. ADC and DAC are the link between analog transducers and digital world of signal processing and data handling [1]. And thus ADC holds great importance for providing cost-effective solutions for building any modern consumer electronics applications. Due to the increasing demand of high speed and low power applications, the nature of corresponding ADCs also need to be optimized. The proposed ADC here uses interleaved sampling which helps in achieving high speed. Instead of using interleaving scheme for the overall structure, it uses interleaved building blocks. The individual stage itself is a pipeline ADC. This results in a lower aggregate input capacitance, which helps in overall power reduction.[2]

In Section II, ADC architecture is explained in detail. Section III explains the internal components of each stage like Interleaved Sample & Hold Circuit (ISHC), Comparator & Multiplying Digital to Analog Converter (MDAC). In Section IV, layout vs schematic characteristics are shown. The experimental results are represented in Section V and finally in Section VI paper is concluded.

II. ADC ARCHITECTURE

As shown in fig.1, this ADC architecture has 8 blocks which comprises of a Track & Hold stage (T&H), 6 1.5bit stages and a 2 bit Flash ADC. The outputs of all the 1.5bit stages and 2bit Flash are given to the digital calibration block. Digital calibration can be performed on-chip by internal gain correction or off chip using appropriate correction algorithm. Here, internal gain correction is used to minimize the errors.

A)Interleaved Sample & Hold Circuit

Each pipeline stage needs to process the data in one clock cycle itself. In this process MDAC takes an entire clock period for settling [2]. Hence, interleaved sampling is used. From fig. 3, this stage uses 4 nMOS switches and 2 current mode buffers. Current mode buffer serves 2 purposes: a) Prevention of charge sharing between sampling capacitor and input capacitance of MDAC and b) Convert nMOS signal level at input to a pMOS signal level at the output. [3]
B) Sub-ADC (1.5bit stage)

As stated before, each sub-ADC here is an individual 1.5bit pipeline ADC. As shown in fig.3, it consists of a comparator, latch and MDAC.

A 1.5-bit stage is actually a 1-bit stage which has some inbuilt redundancy to provide a large tolerance for component variations, imperfections and tolerances. A digital calibration algorithm later eliminates the redundancy. A 1.5-bit stage in fact represents approximately 1.5 bits. Two symmetrical analog comparison levels, VH and VL are present, instead of one. The amplifier has a gain of 2. VH and VL must lie between the range of -VR/2 and +VR/2. [1]

The main reason behind using minimum stage resolution of 1.5bit instead of the more common 3bits is that it minimizes the required inter-stage gain and maximizes the bandwidth along with small die area. [4]

i) Comparator

Figure 4 shows the comparator used in sub-ADC. A differential pair comparator based on Strong ARM sense amplifier latch is used. The use of differential configuration helps in reducing mismatch-induced offset and optimizing the speed. The standard deviation of the offset can be lowered by increased device sizes and proper layout. [6]

Clocked latches are used after the comparator. The digital outputs need to be available at the beginning of the next clock period, hence no additional time is given to the latches to suppress metastability. [2]

ii) Multiplying DAC (MDAC)

Due to the advantage of variable reference voltage MDAC is an ideal choice for the pipeline ADC. A differential input signal Vin, p = VCM+ΔV, Vin, n = VCM-ΔV, is used at pMOS levels, to drive a p-to-n-stage, where the pMOS levels are converted to nMOS levels, making both available. In the next stage, M3p
adds a current from Vin, p to the output node and M5p subtracts a current from Vin, n from the same node. Hence we create Vin,p - Vin,n = 2ΔV, the input signal doubled with common-mode removed. M4p and M6p act as DAC by adding or subtracting an appropriate current to the output node. Use of both nMOS and pMOS DAC transistors enable a differential voltage to be both added and subtracted to the output while leaving the CM level unchanged. M7p is used to set the output CM level and M8p finally forms the load of this stage, thus creating an output voltage with nMOS levels. Usually, the gain of the different stages differs from their nominal value due to nonzero output conductance of the transistors (gd0 ≠ 0). Therefore all gains are adjusted by varying the transistor widths.

### III EXPERIMENTAL RESULTS

#### A) Layout vs Schematic

Schematic simulations are often smooth but when the circuit is implemented in form of layout, several issues come up. Like delay errors, design rule errors, complex routing and the challenge of area minimization.[5]

Hence, in this section basic building blocks of the architecture are implemented in layout using Microwind 3.5 and characteristic results are obtained.[7]

- **i) Inverter**
- **ii) NAND**
- **iii) Interleaved S&H Circuit(ISHC)**
An 8-bit Pipeline ADC Scaled Down From 180nm to 90nm at 250MHz Nyquist Frequency to Obtain 6B ENOB and 40.4dB SNDR

B) Performance parameters

Three parameters are obtained for the proposed pipeline ADC. At \( f_s = 250 \text{MHz} \), 6 bits ENOB is obtained instead of the ideal 8 bits resolution.

DNL and INL errors are also measured which are obtained +1.2/-0.9 LSB and +1.2/-1.4 LSB respectively.

<table>
<thead>
<tr>
<th>Technology</th>
<th>90nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampling rate</td>
<td>250MS/s</td>
</tr>
<tr>
<td>ENOB</td>
<td>6bits</td>
</tr>
<tr>
<td>DNL</td>
<td>+1.2/-0.9 LSB</td>
</tr>
<tr>
<td>INL</td>
<td>+1.2/-1.4 LSB</td>
</tr>
<tr>
<td>SNDR</td>
<td>Gain(min)=1MHz=36.5dB Gain(max)=7MHz=40.4dB</td>
</tr>
</tbody>
</table>

Table II: Comparison

<table>
<thead>
<tr>
<th>Technology</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>180nm</td>
<td>3.526mW</td>
</tr>
<tr>
<td>90nm</td>
<td>0.955mW</td>
</tr>
</tbody>
</table>

An 8-bit Pipeline ADC Scaled Down From 180nm to 90nm at 250MHz Nyquist Frequency to Obtain 6B ENOB and 40.4dB SNDR
CONCLUSION

This pipeline ADC uses the 1.5bit sub-ADCs with interleaved sampling. Thus enabling it to achieve higher speed of 250MS/s. The internal gain calibration in MDAC minimizes DNL and INL errors to +1.2/-0.9LSB and respectively. Power consumption measured shows that when the proposed ADC is scaled down from 180nm to 90nm the power reduces from 3.526mW to 0.955mW, thus a reduction of 2.571mW is obtained.

ACKNOWLEDGEMENT

The author would like to take the opportunity to thank GTU and CDAC for providing constant motivation and guidance to do better in academic research. I would also like to thank Microwind EDA solutions and Mr. Vinay Sharma(ni2designs, Pune,India) for the technical support without which simulation would not have been possible.

REFERENCES