ANALYSIS OF DIODE CLAMPED 3-LEVEL INVERTER IN 2-STAGE SOLAR PV SYSTEM

RAVI KUMAR SABBAM, B.SH SURESH KUMAR

1Student, 2Assistant Professor
Gokul Institute of Technology & Sciences, Bobbili, Andhra Pradesh, India

Abstract- This paper includes the discussion about the principle of working and simulation of FPGA controlled 3-level diode clamped inverter, which is fed by solar PV based DC bus. DC bus was created with help of solar PV models and charge controller to feed DC loads directly or AC loads indirectly through proposed 3-level inverter. FPGA based 3-level inverter was simulated on Xilinx and MATLAB Simulink environments. Firing pulses were generated through Xilinx system generator flat form to control the switches of multi-level inverter in MATLAB Simulink environment. Also with the addition of FPGA this three level inverter having the fast processing speed and since the FPGA having low cost in order to hardware implementation this will make these topologies better than the previous topologies which have been made in inverters.

Keywords- 3-Level Inverter, SPV system, Diode Clamped Multi Level Inverter, FPGA Controller, SPWM.

I. INTRODUCTION

With the increasing growth of population in rural, urban and suburban sectors the basic needs of an electrical energy going to be increases and in order to meet this excess demand of energy, there are (solar/wind etc) renewable energy available. Among these two sources solar energy is more preferred from these two as it is remain available in everywhere, where as in coastal area wind energy is restricted. Also, Solar powered systems can generate electricity using photovoltaic (PV) panels, or thermal collectors. So today’s trends go through solar energy. Earlier conventional inverter has been in used for conversion from dc to ac. Normally conventional inverter nothing but a two level inverter.

1.2 Two-Level Inverter Operation

In these topologies there are two combination possible, one is half bridge configuration and other is full bridge configuration the half bridge configuration is simplest one having two switches $S_1$ and $S_2$ center tapped with the two series connected capacitor as shown in fig.1 the supply voltage $V_{dc}$ split into $V_{dc}/2$ across each of these capacitor. It is to be noted that at a time, only one switch has to be operated otherwise if both operate at the same time, short circuit occurs across supply voltage $V_{dc}$.

The operating principle shown as:

<table>
<thead>
<tr>
<th>$V_{ao}$</th>
<th>$S_1$</th>
<th>$S_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{dc}/2$</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>$-V_{dc}/2$</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Similarly, in Fig.2, the full bridge configuration having four switches in which $s_1$ and $s_4$ operate simultaneously in order to obtain $V_{dc}/2$ and $s_2$ and $s_3$ in order to obtain $-V_{dc}/2$. Since there will be delay in turning on the other pair of switch from one pair, because already turn on switch will take time to come to off position.

Fig.2 single phase full bridge inverter

The output waveform of half bridge and full bridge shown in fig.3 (a) and fig.3 (b)

Fig.2 single phase full bridge inverter

Fig.3(a) Output Waveform of Half-Bridge Configuration
However in the field of high voltage and high power application, the switching frequency of the power converters has been restricted up to 1 KHz even with the HVIGBT and GCT due to the increased switching losses. The maximum allowable switching frequency has to be more lowered, thus the harmonic reduction becomes more difficult. From the aspect of harmonic reduction and high DC link voltage level: three-level approach seems to be the most promising alternative.

This paper organized as follows: section II discussed about the distinction between conventional and multilevel inverter and the method of adopted topologies in order to obtained more stepped waveform at the output of multilevel inverter so that the harmonics get reduces. Section III introduced the three level diode clamped inverter with the Field Programmable Gate Array (FPGA) and its working principle and discussed its advantages. This section also discussed the various problems which has been already short out earlier. Section IV having the simulation of three level diode clamped inverter with the implementation of field programmable gate array (FPGA) and its various stages waveforms which gives the overall more stepped output waveform having reduced harmonics.

II. PROPOSED INVERTER

1.1 PV module:
The equivalent circuit of a PV cell is shown as below it consists of an ideal diode in parallel with an ideal current source.

\[ I = I_s - I_d \]

where: \( I_s \) is the short-circuit current equal to the photon current generated by photon and \( I_d \) is the current shunted by intrinsic diode. By the Shockley’s diode equation the diode current \( I_d \) is

\[ I_d = I_{sc} \exp \left( \frac{qV_d}{kT} \right) - 1 \]

To a very good approximation, the photon generated current, which is equal to \( I_{sc} \), is directly proportional to the irradiance, under the standard test condition, \( G_0=1000\text{W/m}^2 \) with air mass (AM) = 1.5, the current generated by photon generated current at any other irradiance, \( G \) (W/m²), is given by:

\[ I_{sc} = \frac{G}{G_0} \times I_{sc} \]

II. MULTILEVEL INVERTER

The multilevel starts with the three-level which is also known as neutral point clamped three-level inverter proposed by AkariNabae [2], Cleary distinction in conventional and multilevel inverter. So many PWM strategies have been proposed to solve the neutral-point potential unbalance problem [6].
Multilevel inverters are based on the fact that a sine-wave can be approximated to stepped waveform having large number of steps. The steps being supplied from different DC levels supported by series connected batteries or different DC sources like different solar modules, and it is to be noted that having more no. of levels correspond to the more stepped waveform. On the basis of the circuit topologies the multilevel inverters are classified into following three basic categories [3-4].

- Diode-clamped multilevel Inverter (DCMLI)
- Capacitor-clamped or Flying Capacitor multilevel Inverter (FCMLI)
- Cascaded Multicell (H-bridge) Inverter.

III. THREE LEVEL DIODE CLAMPED INVERTER

Fig.4 shows a three level diode clamped multilevel inverter having two capacitors C1, C2. With the source voltage Vdc each capacitor having voltage Vdc/2 and the middle point of these capacitors n defined as neutral point and each device to be limited by voltage level Vdc/2 through clamping diodes. To define three level voltages across a and n the possible combinations of switches have made as follows

- For voltage level Vsw=Vdc/2, switches S1 and S2 to be turn on
- For voltage level Vsw=-Vdc/2, switches S1’ and S2’ to be turn on
- For voltage level Vsw=0, switches S2 and S1’ to be turn on.

Two complementary switches are there that means one switch turn on then their complementary switch to be turn off at the same instant. In this case, the two complementary pairs are (S1, S1’) and (S2, S2’).

![Fig.4 Three-Level Diode Clamped Inverter](image)

The three switch combinations to synthesize three level voltages across ‘a’ and ‘n’ are Formed below.

<table>
<thead>
<tr>
<th>TABLE.1 switching combination for output voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output voltage (Vsw)</td>
</tr>
<tr>
<td>----------------------</td>
</tr>
<tr>
<td>Vdc/2</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>-Vdc/2</td>
</tr>
</tbody>
</table>

Where, ‘1’ represent on state and ‘0’ represent off state. With the addition of FPGA this three level inverter has the fast processing speed and also here the FPGA available at low cost in order to hardware implementation for more number of switching elements. These are the benefits with FPGA which make these topologies better than the previous topologies made in inverter.

Here each device, which is active enough to block a voltage level of \( \frac{Vdc}{m-1} \). Where, ‘m’ is number of levels.fig. Shows the voltage waveform of three level inverter.

![Figure](image)

The key component that distinguished the three level inverter from conventional two level inverter is D1 and D2. This switched voltage level clamped into half the level of dc bus voltage through these two diodes. here are D2 balances out the sharing voltage between S1’ and S2’, S1’ blocking the voltage across C1 and S2’ blocking the voltage across C2. If the output across ‘a’ and ‘o’ is removed then it work as dc converter having three voltages \( \frac{Vdc}{2.o} \) and \( -\frac{Vdc}{2} \). It is to be noted that output voltage Vsw is dc and across Van is AC. Now in order to obtain the more stepped waveform the topology of Fourier analysis is going to be used.

Fourier series of the instantaneous output voltage:

\[ V_o=\frac{a_0}{2}\sum_{n=1}^{\infty}(a_n \cos(n\omega t)+b_n \sin(n\omega t)) \]

\[ a_0, a_n=0 \]

\[ b_n=\frac{1}{T}\int_{-T/2}^{T/2} V_a(t) \sin(n\omega t)dt \]

\[ b_n=\frac{2V_a}{n\pi}n=1,3,5,... \]

Hence the output voltage waveform becomes:

\[ V_o=\sum_{n=1}^{\infty}\frac{2V_a}{n\pi} \sin(n\omega t) \]

And on passing it through low pass filter get the fundamental component’s rms value.
\[ V_{I0} = \frac{1}{\sqrt{2}} 2Vs \]
\[ V_{0l} = 0.45Vs \]

Also with this output voltage, can also get the Fourier series expansion of output current in case of RL load as shown below
\[ I_y = \frac{V_y}{Z} = \frac{V_o}{R + j\omega L} = \sum_{n=1.3.5}^{n} \frac{2Vs}{n\sqrt{R^2+(n\omega L)^2}} \sin(nwt-\Theta_n) \]

In most cases the fundamental output power is:
\[ P_{01} = V_{I0}I_o \cos \Theta_1 = I_o^2 \frac{2Vs}{\sqrt{R^2+(n\omega L)^2}} \]

If lossless inverter is there, than the load absorb the power equals to the average power supplied by the dc source.
\[ I_o \int_0^T I_o(t)dt = I_o \int_0^T V_o(t)I_o(t)dt \]

Current is approximately sinusoidal for an inductive load and the power supplies to the load by the fundamental component of the output voltage and also the dc supply voltage remains essentially at V_s.
\[ I_s(t) dt = \frac{1}{V_s} \sqrt{2} I_o \sin(wt) \frac{2Vs}{\sqrt{R^2+(n\omega L)^2} \sin(wt-\Theta_1)}dt = I_o \]

Here, the performance parameters discussed in order the minimization of harmonics content in the output waveform:

1. From these above equation can calculate the harmonic factor having n^{th} harmonic (H_n):
   \[ H_n = V_{on} \] for n>1
   \[ V_{on} = \text{harmonic component's rms value.} \]
   \[ V_{0l} = \text{fundamental component's rms value.} \]

2. Total Harmonic Distortion (THD):
   The THD harmonics are those harmonics which measures the closeness in shape between a waveform and its fundamental components.
   \[ \text{THD} = \frac{1}{V_{0l}} \sum_{n=2.3}^{n} V_{on} 2^{1/2} \]

3. Distortion factor (DF):
   Those harmonic which is remain in a waveform after the harmonic subjected to attenuate to second order, the indication of these amount of H_n called distortion factor.
   \[ \text{DF} = \frac{1}{V_{0l}} \sum_{n=2.3}^{n} V_{on} 2^{n/2} \]
   \[ \text{DF} = \frac{1}{V_{0l}} \sum_{n=2.3}^{n} \left( \frac{V_{on}}{V_{0l}} \right)^2 \]

4. Lowest order harmonic (LOH):
   It is defined as those harmonic components having the frequency are almost close to fundamental and also its amplitude either greater than or at least equal to 3% of fundamental component’s amplitude.

Unequal device rating and capacitor voltage unbalance:
Here, it is to be seen that S_i conducts only for \( V_{an} \),\( V_{an} / 2 \) and \( S_i \) only for \( V_{an} = 0 \),The difference between \( V_{an} \) and \( V_{an} / 2 \) and also there will be needs of power for transfer real power factor. Charging time for rectifier operation and discharging time for inverter operation for each capacitor is to be different. In order to short out the problem of voltage unbalance ,the capacitor replaced by controlled constant DC voltage source such as PWM Voltage regulators or batteries[6,7].Use of controlled constant DC system result complexity and less economical in system and in order to avoid switching losses for electromagnetic interference problem the output switching frequency should be maintained minimum.

A different converter topology introduced, having different source which is based on the series connection of single-phase inverters [4]

A control method for a hybrid cascaded multilevel inverter Investigated [11] advantage of conditioning inverter utilizes in order to increase efficiency hence minimizes the harmonic content conditioning inverter act as energy storage which increases the efficiency, and both having three outputs so that one unit cell of h-bridge can be minimize with the conditioning inverter outputs or in case one cell of main inverter is worse than the conditioning inverter can supply the energy to main inverter.

Simple balancing method of capacitor voltage is buck-boost converter [6] in which the half cycle of charging of inductor is used to compensate capacitor’s loss charge.

To control capacitor voltage of three level inverter The method of zero sequence current has been presented [7], the system slightly complex and complexity increases as per increasing higher levels. Generalized topology has been presented[8].It present a structure from which any type and any level inverter can be deducted with self voltage balancing also this topologies does not required any extra component like clamping diodes and voltage balancing capacitors.

Thus the diode clamped inverters having the advantages:
- All devices switched at fundamental frequency, therefore no switching losses hence the efficiency get increases.
- Large number of level increases, so the harmonic content get reduced
- Avoided the need of filters.

IV. SIMULATIONS AND DISCUSSIONS
Simulations for the proposed system have been completed and tested on MATLAB Simulink and Xilinx System generator environments. Simulink block diagram of proposed system has shown in following figure.

In this proposed system, Power circuit has been implemented in MATLAB Simulink environment and
controlling circuits for converters have been implemented in Xilinx system generator environment.

Figure:

Figure 9. Output voltage and current of SPV module

Figure 7. Gate pulses generated from FPGA for 3-level MLI

Analysis Of Diode Clamped 3-Level Inverter In 2-Stage Solar PV System
CONCLUSION

The controller implementation with the help of FPGA can be made fast processing speed, resulting the performance becomes significantly enhanced over microprocessor-based implementations. Based on these results, it is expected that multilevel inverter will become an effective solution for PV system shortly.

REFERENCES

doi: 10.1109/PESC.2008.4592633

***